






FIG. 4

















FIG. 12

-=





12/90



### **5 STAGE PIPELINE STAGE**

FETCH	DECODE AND ISSUE	READ REGISTER FILE	EXECUTE AND WRITE RESULT BACK TO REGISTER FILE	RETIRE	
-------	------------------------	--------------------------	--	--------	--

FIG. 17

### **EXAMPLE PROGRAM**

A: ADD VR6, VR3, VR10 SUB VR2, VR3, VR8 MUL VR8, VR1, VR7 CALL B ADD VR8, VR7, VR2 RET

B: ADD VR1, VR2, VR6 ADD VR3, VR7, VR7 MUL VR6, VR7, VR1 RET

start of example execution


ADD VR0, VR2, VR4 LIM VR8, #22 SUB VR3, VR2, VR3 ADD VR4, VR3, VR3 MUL VR4, VR5, VR6 CALL A ADD VR8, VR1, VR1 ADD VR8, VR2, VR2

end of example execution



# CLOCK 1: DECODE STAGE INITIAL PHYSICAL REGISTER STATE

	IINLLIA	T LH 1210	AL REC	SISTER STATE 🔆 😹
PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	DESCRIPTION
0	0	1	3	EXAMPLE INITIALIZATION
1	0	1	5	EXAMPLE INITIALIZATION
2	0	1	7	EXAMPLE INITIALIZATION
3	0	1	9	EXAMPLE INITIALIZATION
4	0	1	11	EXAMPLE INITIALIZATION
5	0	1	13	EXAMPLE INITIALIZATION
6	0	1	15	EXAMPLE INITIALIZATION
7	0	1	17	EXAMPLE INITIALIZATION
8	0	1	19	EXAMPLE INITIALIZATION
9	0	1	21	EXAMPLE INITIALIZATION
10	0	1	23	EXAMPLE INITIALIZATION
11	0	1	25	EXAMPLE INITIALIZATION
. 12	0	1	27	EXAMPLE INITIALIZATION
13	. 0	1	29	EXAMPLE INITIALIZATION
14	0	1	31	EXAMPLE INITIALIZATION
15	0	1	33	EXAMPLE INITIALIZATION
16	1	-	-	UNALLOCATED
17	1	-	-	UNALLOCATED
18	1	-	-	UNALLOCATED
19	1	-	-	UNALLOCATED
20	1	-	-	UNALLOCATED
21	1	-	-	UNALLOCATED
22	1	-	-	UNALLOCATED
23	1	-	-	UNALLOCATED
24	1	-	-	UNALLOCATED
ETC.	1	-	-	UNALLOCATED



EFFECT OF INSTRUCTION	
	DESCRIPTION
10 → VR4	VR0 + VR2 → VR4
22 <sub>10</sub> → VR8	22 → VR8 22
2 → VR3	VR3 - VR2 → VR3 2 →
12 → VR3	VR4 + VR3 → VR3 12 -
130 → VR6	VR4 * VR5 → VR6 130
VR6—VR9 available as scratch registers	CALL subroutine A VR6
142 → VR10	VR6 + VR3 → VR10 142
-5 → VR8 (use VR8 as scratch register)	VR2 - VR3 → VR8 -5 →
-25 → VR7 (use VR7 as scratch register)	VR8 * VR1 → VR7 -25 -
VR6—VR9 available as scratch registers	CALL subroutine B VR6-
12 → VR6 (use VR6 as scratch register)	$VR1 + VR2 \rightarrow VR6 \qquad 12 \rightarrow$
-13 → VR7 (use VR7 as scratch register)	VR3 + VR7 → VR7 -13 →
-156 → VRI	VR6 * VR7 → VR1 -156 →
restore value of 130 to VR6 and -25 to VR7	RETURN restore vi
-30 → VR2	VR8 + VR7 → VR2 -30 → VR
restore value of 17 to VR7 and 22 to VR8	RETURN restore va
-134 → VRI	$VR8 + VR1 \rightarrow VR1 \qquad -134 \rightarrow V$
-8 → VR2	VR8 + VR2 → VR2

# EXAMPLE INSTRUCTION FLOW

	WESTIAN BECIETED NIIMBER.	_	_	7	"	4	ۍ	9	7	<b>~</b>	9	10	=	2	2	7	15
INSTRUCTION	VINI OAL NEGISLEN NOITEN	, "	, ,	7	0	=	13	15	17	61	21	23	25	27	29	31	33
NUMBER	<u>5</u>	7 "	, ,	7		2	12	15	17	62	71	23	25	17	29	31	33
	ADD VKG, VK4	7 "	, ,	,		2	13	15	17	77	21	23	25	27	29	31	33
2	LIM VK6, #22	, "	, ,	7	, ,	2	2	15	17	22	77	23	25	27	29	31	33
60	SUB VK3, VK2, VK3	,	, ,		:	2	13	15	17	22	21	23	25	27	29	31	33
4	ADD VR4, VR3, VK3	، ر	7	,	2 5	2 9	2 2	130	- 2	3	7	23	25	27		31	33
v	MUL VR4, VR5, VR6	η ,	0 4	, ,	21 5	2 5	2 2	130	-2	3 1		23	25	27		31	33
9	CALL A	, ا	, ,		21 5	2 5	2 2	25.		3	5	142	2	27	29	31.	33
7	ADD VR6, VR3, VR10	2			2	2	2	3	:						Т		
٥	SHB VR2 VR3 VR8	m	. د	7	12	10	13	130	17	-5	77	142	22	27	29	<u></u>	$_{\mathbb{R}}$
0	Valv and Valv		<i>پ</i>	7	12	10	13	130	-25	-5	21	142	25	27	79	31	33
6	MUL VKS, VKI, VK/	abla	, ,		5	2		130	26	٧	2	142	25	27	53	3	33
01	CALL B	n			4	2	2	200	1		+				1	T	
;	4 V CAV 1 VV CAV	cr.	٠,	7	12	10	13	12	-25	-5	21	142	25	27	29	31	33
=	און, יוען, אוני				2	۶	2	٤	عاا	¥	21	147	25	27	29	31	33
12	ADD VR3, VR7, VR7	7	^		7	2	2	71	2						1		
13	MUL VR6, VR7, VR1	. 6	-156	7	12	01	13	12	-13	-5	21	142	25	27	53	31	33
,	Faa		-156	7	12	10	13	130	-25	-5	21	142	25	27	53	31	33
14	TOTAL SECTION AND ADDRESS OF THE PROPERTY OF T	,	156	30	5	0.	13	130	-25	-5	21	142	25	27	29	31	33.
15	ADD VR8, VR7, VR1	٦	2	3	: :	: :	:	95.	;	;	7	143	36	77	<u></u>		33
16	RET	_	-136	<u>ج</u>	77	2	2	2		77	3		; ;		1 8	;	3
1.2	ADD VR8, VR1, VR1	3	-134	-30	12	2	13	22	17	77	77	142	22	77	82	5	3
11/	( AUN 1971)	I									_	_	_	_	=	_	

**FIG. 22** 

ADD VR8, VR2, VR2

ONTENTS OF VIRTUAL REGISTERS AS INSTRUCTIONS EXECUTE

CONTENTS OF VIRTUAL REGISTERS AS INSTRUCTIONS EXECUTE

21 | 142 | 25


8

				<b></b>			• •	(iii
			Execute instr. 1, 2 and store results in PR16, PR17	Execute instr. 3, store result in PR18. Retire instr. 1, 2.	Execute instr. 5 and store result in PR20; Execute instr. 10 (CALL B); Retire instr. 3.	Execute instr. 4 and store result in PR19.	Execute instr 14(Return). Retire instr. 4, 5, 6.	Execute instr. 7 and 8 and store results in PR21 respectively. Execute instr. 16(Return).
		Read regs. PRO, PR2 for instr. 1.	Read regs. PR2, PR3 for instr. 3; respectively. Execute instr. 6 (CALL A).	Read regs. PR5, PR16 for instr. 5;	Read regs. PR16, PR18 for instr. 4;		Read regs. PR2, PR19, PR20 for instr. 7, 8;	Read regs. PR1, PR2, PR19 for instr. 9 and 11;
	Decode instr. 1, 2.	Decode instr. 3, 4;	Decode instr. 5, 6;	Decode instr. 7, 8;	Decode instr. 9, 10;	Decode instr. 11, 12;	Decode instr. 13, 14;	Decode instr. 15, 16;
Clock 1 Fetch instr. 1, 2.	<u>Clock 2</u> Fetch instr. 3, 4;	Clock 3 Fetch instr. 5, 6;	<u>Clock 4</u> Fetch instr. 7, 8;	Clock 5 Fetch instr. 9, 10;	<u>Clock 6</u> Fetch instr. 11, 12;	<u>Clock 7</u> Fetch instr. 13, 14;	Clock 8 Fetch instr. 15, 16;	Clock 9 Fetch instr. 17, 18;

Clock by Clock Pipeline Description FIG. 23A


Execute instr. 9 and 11 and store results in PR4 and PR8 respectively.	Retire instr. 9, 10, 11.	Execute instr. 12, 15 and store results in PR3 and PR6 respectively.	Execute instr. 17, 18 and store results in PR.18 and PR24 respectively; Retire instr. 12.	Execute instr. 13 and store results in PR23.	Retire instr. 13, 14, 15, 16, 17, 18.
	Read regs. PR4, PR19, PR22 for instr. 12 and 15;	Read regs. PR2, PR6, PR17 for instr. 17 and 18;	Read regs. PR3, PR8 for instr. 13;		
Decode instr. 17, 18;					
Clock 10	Clock 1.1	Clock 12	Clock 13	Clock 14	Clock 15

Clock by Clock Pipeline Description FIG. 23B



INSTR. 1: ADD VR0, VR2, VR4 maps to PR0 + PR2  $\rightarrow$  PR16, PR4  $\rightarrow$  OLD\_DEST\_1 FIG. 24






INSTR. 2: LIM VR8, #22 maps to LIM PR17, #22, PR8  $\rightarrow$  OLD\_DEST\_2 FIG. 25



PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	1	3	0	EXAMPLE INITIALIZATION
1	0	1	5	1	EXAMPLE INITIALIZATION
2	0	1	7	2	EXAMPLE INITIALIZATION ,
3	0	1	9	3	EXAMPLE INITIALIZATION
4	0	1	11	-	WAITING FOR INSTRUCTION 1 TO RETIRE
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	1	15	6	EXAMPLE INITIALIZATION
7	0	1	17	7	EXAMPLE INITIALIZATION
8	0	1	19	1-	WAITING FOR INSTRUCTION 2 TO RETIRE
9	0	1	21	9	EXAMPLE INITIALIZATION
10	0	1	23	10	EXAMPLE INITIALIZATION
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	0	-	4	WAITING FOR INSTRUCTION 1 TO EXECUTE
17	0	0	-	8	WAITING FOR INSTRUCTION 2 TO EXECUTE
18	1	-	-	1-	UNALLOCATED
19	1	-	-	-	UNALLOCATED
20	1	<del>-</del>	-	-	UNALLOCATED
21	1	-	-	-	UNALLOCATED
22	1	-	-	-	UNALLOCATED
23	1	-	-	-	UNALLOCATED
24	1	-		1-	UNALLOCATED
ETC.	1	-	-	-	UNALLOCATED


CLOCK 2: DECODE STAGE
INSTRUCTIONS 1 & 2 PHYSICAL REGISTER STATE



INSTR. 3: SUB VR3, VR2, VR3 maps to SUB PR3, PR2, PR18, PR3  $\rightarrow$  OLD\_DEST\_3

FIG. 27






INSTR. 4: ADD VR4, VR3, VR3 maps to ADD PR16, PR18, PR19, PR18 → OLD\_DEST\_4

**FIG. 28** 




PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	1	3	0	EXAMPLE INITIALIZATION
1	0	1	5	1	EXAMPLE INITIALIZATION
2	Ō	1	7	2	EXAMPLE INITIALIZATION
3	0	1	9		WAITING FOR INSTRUCTION 3 TO RETIRE
4	0	1	11	T-	WAITING FOR INSTRUCTION 1 TO RETIRE
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	1	15	6	EXAMPLE INITIALIZATION
7	0	1	17	7	EXAMPLE INITIALIZATION
8	0	1	19	1-	WAITING FOR INSTRUCTION 2 TO RETIRE
9	0	1	21	9	EXAMPLE INITIALIZATION
10	0	1	23	10	EXAMPLE INITIALIZATION
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
. 14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	0	-	4	WAITING FOR INSTRUCTION 1 TO EXECUTE
17	0	0	1 -	8	WAITING FOR INSTRUCTION 2 TO EXECUTE
18	1	-	-	-	WAITING FOR 3 TO EXECUTE & RETIRE
19	1	-	-	3	WAITING FOR INSTRUCTION 4 TO EXECUTE
20	1	T -	-	-	UNALLOCATED
21	1	-	T -	-	UNALLOCATED
22	1	-	-	-	UNALLOCATED
23	1		-	-	UNALLOCATED
24	1	-		-	UNALLOCATED
ETC.	1	-	-	-	UNALLOCATED

CLOCK 3: DECODE STAGE
INSTRUCTIONS 3 & 4 PHYSICAL REGISTER STATE



INSTR. 5: MUL VR4, VR5, VR6 maps to MUL PR16, PR5, PR20, PR6  $\rightarrow$  OLD\_DEST\_5

**FIG. 30** 




INSTR. 6: CALL A action PUSH PR20, PR7, PR17, PR9, 1, 1, 1, 1, RETURN ADDRESS, 0000 → DIRTY BITS FOR VR6-9, transfer to A

**FIG. 31** 

PHYSICAL REGISTER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
NUMBER				<u> </u>	EXAMPLE INITIALIZATION
0	0	1	3	0	274 214 22 274 2
1	0	1	5	1	EXAMPLE INITIALIZATION
2	0	1	7	2	EXAMPLE INITIALIZATION
3	0	1	9		WAITING FOR INSTRUCTION 3 TO RETIRE
4	0	1	11		WAITING FOR INSTRUCTION 1 TO RETIRE
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	1	15	-	WAITING FOR 5 TO RETIRE
7	. 0	1	17	7.	EXAMPLE INITIALIZATION
8	0	1	19	1-	WAITING FOR INSTRUCTION 2 TO RETIRE
9	0	1	21	9	EXAMPLE INITIALIZATION
10	0	1	23	10	EXAMPLE INITIALIZATION
11	1 0	1	25	11	EXAMPLE INITIALIZATION
12	1 0	1	27	12	EXAMPLE INITIALIZATION
13	1 0	<del>                                     </del>	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	1 0	1 1	33	15	EXAMPLE INITIALIZATION
16	1 0	1 - 1	10	4	INSTRUCTION 1 EXECUTED
17	1 0	1 1	22	8	INSTRUCTION 2 EXECUTED
18	1 0	<del> </del>	<del> </del> _	+=-	WAITING FOR INST. 3 TO EXECUTE & RETIRE
19	0	<del> </del>	<del>                                     </del>	3	WAITING FOR INSTRUCTION 4 TO EXECUTE
20	1 0	<del></del>	<del> </del>	6	WAITING FOR INSTRUCTION 5 TO EXECUTE
21	1 1	+	+	<del>  -</del>	UNALLOCATED
22	+ +	<del>                                     </del>	+	+	UNALLOCATED
23	+ + + + + + + + + + + + + + + + + + + +	+	<del>                                     </del>	<del>-  -</del>	UNALLOCATED
23	1 1	+	<del></del> -	1	UNALLOCATED
ETC.	<del></del>			7	UNALLOCATED


CLOCK 4: DECODE STAGE
INSTRUCTIONS 5 & 6 PHYSICAL REGISTER STATE



INSTR. 7: ADD VR6, VR3, VR10 maps to ADD PR20, PR19, PR21, PR10  $\Rightarrow$  OLD\_DEST\_7

**FIG. 33** 






INSTR. 8: SUB VR2, VR3, VR8 maps to SUB PR2, PR19, PR22
1 → DIRTY BIT FOR VR8

FIG. 34



PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	1	3	0	EXAMPLE INITIALIZATION
1	0	1	5	1	EXAMPLE INITIALIZATION
2	0	1	7	2	EXAMPLE INITIALIZATION (450 = 2)
3	0	1	9		WAITING FOR INSTRUCTION 3 TO RETIRE
4	1	-	-	f	INSTRUCTION 1 RETIRED
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	1	15	_	WAITING FOR 5 TO RETIRE
7	0	1	17	7	EXAMPLE INITIALIZATION
8	1	-	-	-	INSTRUCTION 2 RETIRED
9	0	1	21	9	EXAMPLE INITIALIZATION
10	0	1	23	-	WAITING FOR INSTRUCTION 7 TO RETIRE
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	10	4	INSTRUCTION 1 EXECUTED
17	0	1	22	-	INSTRUCTION 2 EXECUTED
18	0	1	2	T-	INS. 3 EXECUTED WAITING FOR 4 TO RETIRE
19	0	0	-	3	WAITING FOR INSTRUCTION 4 TO EXECUTE
20	0	0	-	6	WAITING FOR INSTRUCTION 5 TO EXECUTE
21	0	0		10	WAITING FOR INSTRUCTION 7 TO EXECUTE
22	0	0	T -	8	WAITING FOR INSTRUCTION 8 TO EXECUTE
23	1	-	-	1-	UNALLOCATED
24	1	-	-	-	UNALLOCATED
ETC.	1	-	-	1-	UNALLOCATED


CLOCK 5: DECODE STAGE
INSTRUCTIONS 7 & 8 PHYSICAL REGISTER STATE



INSTR. 9: MUL VR8, VR1, VR7 maps to MUL PR22, PR1, PR4

1 → DIRTY BIT FOR VR7

FIG. 36




INSTR. 10: CALL B action PUSH PR20, PR4, PR22, PR9, 0, 1, 1, 0, RETURN ADDRESS, 0000 → DIRTY BITS FOR VR6-9, transfer to B

**FIG. 37** 

34/90


PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	_0	1	3	0	EXAMPLE INITIALIZATION
1	0	1	5	_1	EXAMPLE INITIALIZATION
2	0	1	7	2	EXAMPLE INITIALIZATION
3	1	-	-	-	INSTRUCTION 3 RETIRED
4	0	0	-	7	WAITING FOR INSTRUCTION 9 TO EXECUTE
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	l	15	-	WAITING FOR 5 TO RETIRE
7	_ 0	1	17	<del>-</del>	REFERENCE PREVIOUSLY SAVED ON STACK
8	1	-	-		UNALLOCATED
9	0	1	21	9	EXAMPLE INITIALIZATION
10	0	1	23	-	WAITING FOR INSTRUCTION 7 TO RETIRE
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	10	4	INSTRUCTION 1 EXECUTED
17	0	1	22	-	INSTRUCTION 2 EXECUTED
18	0	1	2	T-	WAITING FOR INSTRUCTION 4 TO RETIRE
19	0	0	-	3	WAITING FOR INSTRUCTION 4 TO EXECUTE
20	0	1	130	6	INSTRUCTION 5 EXECUTED
21	0	0	-	10	WAITING FOR INSTRUCTION 7 TO EXECUTE
22	0	0	-	8	WAITING FOR INSTRUCTION 8 TO EXECUTE
23	1	-	-	1-	UNALLOCATED
24	1	-	-	1-	UNALLOCATED
ETC.	1	-	-	T-	UNALLOCATED

CLOCK 6: DECODE STAGE
INSTRUCTIONS 9 & 10 PHYSICAL REGISTER STATE



INSTR. 11: ADD VR1, VR2, VR6 maps to ADD PR1, PR2, PR8  $1 \rightarrow$  DIRTY BIT FOR VR6

FIG. 39




INSTR. 12: ADD VR3, VR7, VR7 maps to ADD PR19, PR4, PR3  $1 \Rightarrow$  DIRTY BIT FOR VR7 FIG. 40




PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	1	3	0	EXAMPLE INITIALIZATION
1	0	1	5	1	EXAMPLE INITIALIZATION
2	0	1	7	2	EXAMPLE INITIALIZATION
3	0	0	-	7	WAITING FOR INSTRUCTION 12 TO EXECUTE
4	0	0	-	-	WAIT FOR INS. 9 TO EXECUTE, REF. SAVED
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	1	15	-	WAITING FOR 5 TO RETIRE
7	0	1	17	1-	REFERENCE PREVIOUSLY SAVED ON STACK
8	Ō	0	-	6	WAITING FOR INSTRUCTION 11 TO EXECUTE
9	0	1	21	9	EXAMPLE INITIALIZATION
10	0	1	23	-	WAITING FOR INSTRUCTION 7 TO RETIRE
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	ī	27	12	EXAMPLE INITIALIZATION
13	0	ı	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	10	4	INSTRUCTION 1 EXECUTED
17	0	1	22	-	INSTRUCTION 2 EXECUTED
18	0	1	2	T -	WAITING FOR INSTRUCTION 4 TO RETIRE
19	0	1	12	3	INSTRUCTION 4 EXECUTED
20	0	1	130	T-	REFERENCE PREVIOUSLY SAVED ON STACK
21	0	0	-	10	WAITING FOR INSTRUCTION 7 TO EXECUTE
22	0	0	T -	8	WAITING FOR INSTRUCTION 8 TO EXECUTE
23	1		-	-	UNALLOCATED
24	1	-	-	1 -	UNALLOCATED
ETC.	1	-	-	-	UNALLOCATED

## CLOCK 7: DECODE STAGE INSTRUCTIONS 11 & 12 PHYSICAL REGISTER STATE



INSTR. 13: MUL VR6, VR7, VR1 maps to MUL PR8, PR3, PR23 PR1 → OLD\_DEST\_13

FIG. 42



INSTR. 14: RET maps to 9'S DIRTY BITS,

POP PR20, PR4, PR22, PR9 → VR6-9, 0110 → VR6-


RETURN FROM SUBR. B, PR3 & PR8 → OLD\_DEST\_14

FIG. 43




PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	1	3	0	EXAMPLE INITIALIZATION
1	0	1	5	-	WAITING FOR INSTRUCTION 13 TO RETIRE
2	0	1	7	2	EXAMPLE INITIALIZATION 135.
3	0	0	-	-	WAIT FOR INS. 12 TO EXEC. & 14 TO RETIRE
4	0	0	-	7	WAIT FOR INS. 9 EXEC., VR7 REF. RESTORED
5	0	1	13	5	EXAMPLE INITIALIZATION
6	1	-	-		INSTRUCTION 5 RETIRED
7	0	1	17	T -	REFERENCE PREVIOUSLY SAVED ON STACK
8	0	0	-	-	WAIT FOR INS. 11 TO EXEC. & 14 TO RETIRE
9	0	1	21	9	EXAMPLE INITIALIZATION
10	0	1	23	-	WAITING FOR INSTRUCTION 7 TO RETIRE
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	10	4	INSTRUCTION 1 EXECUTED
17	0	1	22	-	INSTRUCTION 2 EXECUTED
18	l		-	-	INSTRUCTION 4 RETIRED
19	_0	11	12	3	INSTRUCTION 4 EXECUTED
20	0	1	130	6	VR6 REFERENCE RESTORED FROM STACK
21	0	0		10	WAITING FOR INSTRUCTION 7 TO EXECUTE
22	0	0	-	8	WAITING FOR INSTRUCTION 8 TO EXECUTE
23	0	0		1	WAITING FOR INSTRUCTION 13 TO EXECUTE
24	1	-	-	-	UNALLOCATED
ETC.	1	-	-	-	UNALLOCATED

## CLOCK 8: DECODE STAGE INSTRUCTIONS 13 & 14 PHYSICAL REGISTER STATE



INSTR. 15: ADD VR8, VR7, VR1 maps to ADD PR22, PR4, PR6 PR23  $\rightarrow$  OLD\_DEST\_15

FIG. 45




INSTR. 16: RET maps to POP PR20, PR7, PR17, PR9  $\rightarrow$  VR6-9, 1111  $\rightarrow$  VR6-9'S DIRTY BITS, RETURN FROM SUBR. A, PR4 & PR22  $\rightarrow$  OLD\_DEST\_16

FIG. 46



PHYSICAL REGISTER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
NUMBER					
0	0	1	3	0	EXAMPLE INITIALIZATION
1	0	1	5	-	WAITING FOR INSTRUCTION 13 TO RETIRE
2	0	1	7	2	EXAMPLE INITIALIZATION
3	0	0	-	-	WAIT FOR INS. 12 TO EXEC. & 14 TO RETIRE
4	0	0	-		WAIT FOR INS. 9 EXEC., INS. 16 TO RETIRE
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	. 0	-	1	WAITING FOR INSTRUCTION 15 TO EXECUTE
7	0	1	17	7	VR7 REFERENCE RESTORED FROM STACK
8	0	0	-	1 -	WAIT FOR INS. 11 TO EXEC. & 14 TO RETIRE
9	0	1	21	9	EXAMPLE INITIALIZATION
10	0	1	23	1-	WAITING FOR INSTRUCTION 7 TO RETIRE
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12 ·	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	10	4	INSTRUCTION 1 EXECUTED
17	0	1	22	8	VR8 REFERENCE RESTORED FROM STACK
18	1	-	-	1-	INSTRUCTION 4 RETIRED
19	0	i	12	3	INSTRUCTION 4 EXECUTED
20	0	1	130	6	VR6 REFERENCE RESTORED FROM STACK
21	0	1	142	10	INSTRUCTION 7 EXECUTED
22	0	l	-5	-	WAIT FOR INS. 16 TO RETIRE
23	0	0	-	-	WAIT FOR INS. 13 TO EXEC. & 15 TO RETIRE
24	1	-	-	-	UNALLOCATED
ETC.	1	-	-	-	UNALLOCATED

CLOCK 9: DECODE STAGE
INSTRUCTIONS 15 & 16 PHYSICAL REGISTER STATE



INSTR. 17: ADD VR8, VR1, VR1 maps to ADD PR17, PR6, PR18
PR6 → OLD DEST\_17

FIG. 48




FIG. 49

PHYSICAL	FREE	VALID	VALUE	VR#	DESCRIPTION
REGISTER NUMBER		RESULT		 	:
0	0	1	3	0	EXAMPLE INITIALIZATION
1	0	1	5	-	WAITING FOR INSTRUCTION 13 TO RETIRE
2	0	1	7	-	WAIT FOR INSTRUCTION 18 TO RETIRE
3	0	0	-	-	WAIT FOR INS. 12 TO EXEC. & 14 TO RETIRE
4	0	1	-25	-	WAIT FOR INS. 16 TO RETIRE
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	0	-	1-	WAIT FOR INS.15 TO EXEC. & 17 TO RETIRE
7	0	1 .	17	7	VR7 REFERENCE RESTORED FROM STACK
8	0	1	12	-	WAIT FOR INS. 14 TO RETIRE
9	0	1	21	9	EXAMPLE INITIALIZATION
10	1	-	-	-	INSTRUCTION 7 RETIRED
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	10	4	INSTRUCTION 1 EXECUTED
17	0	1	22	8	VR8 REFERENCE RESTORED FROM STACK
18	0	0	-	1	WAIT FOR INSTRUCTION 17 TO EXECUTE
19	0	1	12	3	INSTRUCTION 4 EXECUTED
20	0	1	130	6	VR6 REFERENCE RESTORED FROM STACK
21	0	1	142	10	INSTRUCTION 7 EXECUTED
22 ·	0	1	-5	1-	WAIT FOR INS. 16 TO RETIRE
23	0	0		T-	WAIT FOR INS. 13 TO EXEC. & 15 TO RETIRE
24	0	0	-	2	WAIT FOR INSTRUCTION 18 TO EXECUTE
ETC.	1	1 -	-	-	UNALLOCATED

CLOCK 10: DECODE STAGE
INSTRUCTIONS 17 & 18 PHYSICAL REGISTER STATE

PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	1	3	0	EXAMPLE INITIALIZATION
1	0	1	5	-	WAITING FOR INSTRUCTION 13 TO RETIRE
2	0	ı	7	-	WAIT FOR INSTRUCTION 18 TO RETIRE
3	0	0	-	-	WAIT FOR INS. 12 TO EXEC. & 14 TO RETIRE
4	0	1	-25	-	WAIT FOR INS. 16 TO RETIRE
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	0	-	<u> </u>	WAIT FOR INS.15 TO EXEC. & 17 TO RETIRE
7	0	1	17	7	VR7 REFERENCE RESTORED FROM STACK
8	0	1	12	<b> </b> -	WAIT FOR INS. 14 TO RETIRE
9	0	1	21	9	EXAMPLE INITIALIZATION
10	1	-	-	-	INSTRUCTION 7 RETIRED
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	10	4	INSTRUCTION 1 EXECUTED
17	0	1	22	8	VR8 REFERENCE RESTORED FROM STACK
18	0	0	-	1	WAIT FOR INSTRUCTION 17 TO EXECUTE
19	0	1	12	3	INSTRUCTION 4 EXECUTED
20	0	1	130	6	VR6 REFERENCE RESTORED FROM STACK
21	0	1	142	10	INSTRUCTION 7 EXECUTED
22	0	1	-5	-	WAIT FOR INS. 16 TO RETIRE
23	0	0	-	<b>-</b>	WAIT FOR INS. 13 TO EXEC. & 15 TO RETIRE
24	0	0	-	2	WAIT FOR INSTRUCTION 18 TO EXECUTE
ETC.	1	-	T -	-	UNALLOCATED

#### CLOCK 11: DECODE STAGE NO CHANGE IN PHYSICAL REGISTER STATE

PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	1	3	0	EXAMPLE INITIALIZATION
1 .	0	1	5		WAITING FOR INSTRUCTION 13 TO RETIRE
2	0	1	7	-	WAIT FOR INSTRUCTION 18 TO RETIRE
3	0	1	-13	-	WAIT FOR INS. 14 TO RETIRE
4	0	1	-25	-	WAIT FOR INS. 16 TO RETIRE
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	1	-30	-	WAIT FOR INS.17 TO RETIRE
7	0	1	17	7	VR7 REFERENCE RESTORED FROM STACK
8	0	l	12	-	WAIT FOR INS. 14 TO RETIRE
9	0	1	21	9	EXAMPLE INITIALIZATION
10	1	-	-	1-	INSTRUCTION 7 RETIRED
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	10	4	INSTRUCTION 1 EXECUTED
17	0	1	22	8	VR8 REFERENCE RESTORED FROM STACK
18	0	0	-	1	WAIT FOR INSTRUCTION 17 TO EXECUTE
19	0	1	12	3	INSTRUCTION 4 EXECUTED
20	0	1	130	6	VR6 REFERENCE RESTORED FROM STACK
21	0	1	142	10	INSTRUCTION 7 EXECUTED
22	0	1	-5	-	WAIT FOR INS. 16 TO RETIRE
23	0	0	-	-	WAIT FOR INS. 13 TO EXEC. & 15 TO RETIRE
24	0	0	-	2	WAIT FOR INSTRUCTION 18 TO EXECUTE
ETC.	1	_	_	-	UNALLOCATED

CLOCK 12: DECODE STAGE PHYSICAL REGISTER STATE

PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	ı	3	0	EXAMPLE INITIALIZATION
1	0	1	5	-	WAITING FOR INSTRUCTION 13 TO RETIRE
2	0	1	7	-	WAIT FOR INSTRUCTION 18 TO RETIRE
3	0	1	-13	Ī -	WAIT FOR INS. 14 TO RETIRE
4	0	1	-25	-	WAIT FOR INS. 16 TO RETIRE
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	1	-30	T -	WAIT FOR INS.17 TO RETIRE
7	0	1	17	7	VR7 REFERENCE RESTORED FROM STACK
8	0	1	12	-	WAIT FOR INS. 14 TO RETIRE
9	0	1	21	9	EXAMPLE INITIALIZATION
10	1	-	-	-	INSTRUCTION 7 RETIRED
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	10	4	INSTRUCTION 1 EXECUTED
17	0	1	22	8	VR8 REFERENCE RESTORED FROM STACK
18	0	1	-134	1	INSTRUCTION 17 EXECUTED
19	0	1	12	3	INSTRUCTION 4 EXECUTED
20	0	1	130	6	VR6 REFERENCE RESTORED FROM STACK
21	0	1	142	10	INSTRUCTION 7 EXECUTED
22	0	1	-5	1-	WAIT FOR INS. 16 TO RETIRE
23	0	0	i -	-	WAIT FOR INS. 13 TO EXEC. & 15 TO RETIRE
24	0	1	-8	2	INSTRUCTION 18 EXECUTED
ETC.	1 1	-	-	T-	UNALLOCATED

CLOCK 13: DECODE STAGE PHYSICAL REGISTER STATE

PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	1	3	0	EXAMPLE INITIALIZATION
1	0	1	5	-	WAITING FOR INSTRUCTION 13 TO RETIRE
2	0	1	7	-	WAIT FOR INSTRUCTION 18 TO RETIRE
3	0	1	-13	<u> </u> -	WAIT FOR INS. 14 TO RETIRE
4	0	i	-25	†-	WAIT FOR INS. 16 TO RETIRE
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	1	-30	-	WAIT FOR INS.17 TO RETIRE
7	0	1	· 17	7	VR7 REFERENCE RESTORED FROM STACK
8	0	1	12	-	WAIT FOR INS. 14 TO RETIRE
9	0	I	21	9	EXAMPLE INITIALIZATION
10	1	-	-	-	INSTRUCTION 7 RETIRED
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	10	4	INSTRUCTION 1 EXECUTED
17	0	1	22	8	VR8 REFERENCE RESTORED FROM STACK
18	0	1	-134	1	INSTRUCTION 17 EXECUTED
19	0	1	12	3	INSTRUCTION 4 EXECUTED
20	0	1	130	6	VR6 REFERENCE RESTORED FROM STACK
21	0	1	142	10	INSTRUCTION 7 EXECUTED
22	0	1	-5	-	WAIT FOR INS. 16 TO RETIRE
23	0	1	-156	-	WAIT FOR INS. 15 TO RETIRE
24	0	1	-8	2	INSTRUCTION 18 EXECUTED
ETC.	1	-	-	-	UNALLOCATED

CLOCK 14: DECODE STAGE PHYSICAL REGISTER STATE

PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	I	3	0	EXAMPLE INITIALIZATION
1	1	-	-	-	INSTRUCTION 13 RETIRED
2	1	-	-	-	INSTRUCTION 18 RETIRED
3	1	-	-	-	INSTRUCTION 14 RETIRED
4	1	-	-	-	INSTRUCTION 16 RETIRED
5	0	1	13	5	EXAMPLE INITIALIZATION
6	i		-	-	INSTRUCTION 17 RETIRED
7	0	1	17	7	VR7 REFERENCE RESTORED FROM STACK
8	<del>t i</del>		-	-	INSTRUCTION, 14 RETIRED
9	0	1	21	9	EXAMPLE INITIALIZATION
10	1	-	-	-	INSTRUCTION 7 RETIRED
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	10	4	INSTRUCTION 1 EXECUTED
17	0	1	22	8	VR8 REFERENCE RESTORED FROM STACK
18	Ó	1	-134	1	INSTRUCTION 17 EXECUTED
19	0	1	12	3	INSTRUCTION 4 EXECUTED
20	0	1	130	6	VR6 REFERENCE RESTORED FROM STACK
21	0	1	142	10	INSTRUCTION 7 EXECUTED
22	1	-	-	-	INSTRUCTION 16 RETIRED
23	1	0	-	-	INSTRUCTION 15 RETIRED
24	0	1	-8	2	INSTRUCTION 18 EXECUTED
ETC.	1	-	T		UNALLOCATED

CLOCK 15: DECODE STAGE PHYSICAL REGISTER STATE

A: ADD VR6, VR3, VR10 SUB VR2, VR3, VR8 MUL VR8, VR1, VR7 CALL B, 2, 8 ADD VR8, VR7, VR1	; Bind Arg2 to new Arg1 and bind VR8 to new Arg2
RET	; Restore previous argument bindings
B: ADD VR1, VR2, VR6 ADD VR3, VR7, VR7 MUL VR6, VR7, VR1	; Subroutine uses Arguments VR1 and VR2
RET	; Restore previous argument bindings
start of example execution	
C:   ADD VR0, VR0, VR4  LIM VR8, #22  SUB VR3, VR0, VR3  ADD VR4, VR3, VR3  MUL VR4, VR5, VR6  CALL A, 6,8  ADD VR8, VR0, VR0  ADD VR8, VR6, VR6	; Bind VR6 to new Arg1 and bind VR8 to new Arg2
end of example execution	

**EXAMPLE PROGRAM** 

PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	DESCRIPTION
0	0	1	3	EXAMPLE INITIALIZATION
1	0	1	5	EXAMPLE INITIALIZATION
2	0	1	7	EXAMPLE INITIALIZATION
3	0	1	9	EXAMPLE INITIALIZATION
4	0	1	11	EXAMPLE INITIALIZATION
5	0	1	13	EXAMPLE INITIALIZATION
6	0	1	15	EXAMPLE INITIALIZATION
7	0	1	17	EXAMPLE INITIALIZATION
8	0	1	19	EXAMPLE INITIALIZATION
9	0	1	21	EXAMPLE INITIALIZATION
10	0	1	23	EXAMPLE INITIALIZATION
11	0	1	25	EXAMPLE INITIALIZATION
12	0	1	27	EXAMPLE INITIALIZATION
13	0	1	29	EXAMPLE INITIALIZATION
14	0	1	31	EXAMPLE INITIALIZATION
15	0	1	33	EXAMPLE INITIALIZATION
16	1	-	-	UNALLOCATED
17	1	-	-	UNALLOCATED
18	1	-	-	UNALLOCATED
19	1	•	_	UNALLOCATED
20	1	-	-	UNALLOCATED
21	1	•	-	UNALLOCATED
22	1	-	-	UNALLOCATED
23	1	-	-	UNALLOCATED
24	1	-	-	UNALLOCATED
ETC.	1	-	-	UNALLOCATED

#### CLOCK 1: DECODE STAGE INITIAL PHYSICAL REGISTER STATE




FIG. 58

# DOGECTED DELICA

# 55/90

INSTRUC-	INSTRUCTION	DESCRIPTION	EFFECT OF INSTRUCTION
# NOI!	AND NAV DAY CO.	VB0 + VR0 → VR4	$(3+3) \Rightarrow 6 \Rightarrow VR4$
- ,	1 IM VR8 #72	22 → VR8	22 <sub>10</sub> → VR8
, ,	SUB VR3 VR0. VR3	VR3 - VR0 → VR3	(9-3) → 6 → VR3
2	ADD VR4. VR3. VR3	VR4 + VR3 → VR3	(6+6) → 12 → VR3
	MUL VR4, VR5, VR6	VR4 * VR5 → VR6	(6 * 13) → 78 → VR6
9	CALL A, VR6, VR8	CALL subroutine A(Arg1, Arg2)	Arg1 a VR6, Arg2 a VR8, VR6-VR9 scratch registers; VR1 a Arg1, VR2 a Arg2.
7	ADD VR1, VR3, VR10	VRI + VR3 → VR10	(78 + 12) → 90 → VR10 (Uses C program's VR6 as source)
~	SUB VR2, VR3, VR8	VR2 -VR3 → VR8	(22 – 12) → 10 → VR8 (Uses C programs's VR8 as source)
6	MUL VR8, VR1, VR7	VR8 * VR1 → VR7	(10 * 78) → 780 → VR7 (use VR7 as scratch register)
9	CALL B, VR2, VR8	CALL subroutine B(Arg1, Arg2)	Arg1 D A's Arg2, Arg2 D VR8, VR6—VR9 scratch registers; VR1 D Arg1, VK2 D Arg2
11	ADD VRI, VR2, VR6	VRI + VR2 → VR6	(22 + 10) → 32 → VR6 (Uses C program's VR8 as source, A program's VR8 as source, and uses VR6 as scratch register)
12	ADD VR3, VR7, VR7	VR3 + VR7 → VR7	(12 + 780) → 792 → VR7 (use VR7 as scratch register)
13	MUL VR6, VR7, VR1	VR6 * VR7 → VR1	(32 * 792) → 25344 → VR1 (Uses C program's VR8 as destination)
14	RET	RETURN	restore value of 78 to VR6, 780 to VR7, VR1 link to C's VR6, and VR2 link to C's VK8.
15	ADD VR8, VR7, VR1	VR8 + VR7 → VR1	(10 + 780) → 790 → VR1 (Uses C program's VR6 as destination)
91	RET	RETURN	restore value of 790 to VR6, 17 to VR7, 25344 to VR8, and VR1 and VR2 links to VISs in Program that Called C.
17	ADD VR8, VR0, VR0	VR8 + VR0 → VR0	(25344 + 3) → 25347 → VR0
18	ADD VR8, VR6, VR6	VR8 + VR6 → VR6	(25344 + 790) → 26134 → VR6

# EXAMPLE INSTRUCTION FLOW

9	=	)
Ç	r	١
V	ì	5
ū		

			\[ \]	,	-	7	-	7		∞	6	10	11 12	2 13	7	15
INSTRUCTION	⊛⊢	2 6	- 4		, 0	†_		5	17	19	21	23	25 27	7 29	<u></u>	33
NUMBER	NITTAL	, ,	7 4			T			17	19	21	23	25 27	7 29	<u></u>	33
-	ADD VR0, VR4	,	7	, ,			-		17	22	21	23	25 27	7 29	3.	33
2	LIM VR8, #22	,	, ,	,	, ,	$\dagger$	+-		$\vdash$	22	77	23	25 27	7 29	3	33
3	SUB VR3, VR0, VR3	7		, ,	5		┼╌	T	$\top$	22	72	23	25 2	27 29	31	33
4	ADD VR4, VR3, VR3	m			2 9	$\dagger$	+			3	5	1		27 29	31	33
S	MUL VR4, VR5, VR6	2	5	-	71	$\dagger$	+	+	1	3 8	; ;		$\vdash$	20 70	7	33
9	CALL A, VR6, VR8	3	28	z	72	9	E]	$\top$	$\dagger$	77	17	+	+-	十	+	+-
7	ADD VR1, VR3, VR10	3	78	Z	12	9	13	28	2	22	71	8	7	67 /7	+-	+
	SIB VR2 VR3 VR8	3	78	22	12	6	13	78	17	10	21	8	25 2	27 29	3	8
	MII VR8 VR1 VR7	3	78	22	12	9	13	78	780	10	21	8	25 2	27 29	<u></u>	3
5	MOLEN CONTRACTOR	,	77	2	12			- 82	780	10	21	90	25 2	27 29	3	33
10	CALL B, VR2, VR8	2	77	2	1	T		Ī	Ī							
=	ADD VRI. VR2, VR6	м	22	10	12	9	<u></u>	32	780	10	21	8	25	27 29	131	33
				۶	ç		2	32	797	10	21	8	25   2	27 29	9 31	33
12	ADD VR3, VR7, VR7	m	7	2	71	t	7	1								
13	MUL VR6, VR7, VR1	3	25344	10	12	9	13	32	792	10	21	8	25	27 2	29	<u> </u>
	7.0 u	<u></u>	78	22	12	9	13	78	780	2	21	8	25 2	27 2	29 31	33
14	192	,	90	"	61		<u></u>	78	780	10	21	90	25 2	27 2	29 31	33
15	ADD VR8, VR7, VR1	1	200	3	:	-	-	9	:	25344	21	06	<u> </u>	27   2	29 31	33
91	RET	<u>~</u>	2		2	╁	+		: :	25344	7	S	1	<del>                                     </del>	29. 31	33
17	ADD VR8, VR0, VR0	25347	2	7	12	$\top$	+	_	1	*******		2 8	+	1		<u> </u>
18	ADD VR8, VR6, VR6	25347	~		2	9	13	26134	17	25344	17 6	3	┥`	┪.	1	1
	NTEN	IS OF VIRTUAL REGISTERS AS INSTRUCTIONS EXECUTE.	AL RE	GIST	ERS /	SIN	TRU		2 E		리					••

RIC 60

Clock 1

Fetch instr. 1, 2.

Clock 2

Decode instr. 1, 2. Fetch instr. 3, 4;

Clock 3

Read regs. PR0 for instr. 1. Decode instr. 3, 4; Fetch instr. 5, 6;

Clock 4

Fetch instr. 7, 8;

Read regs. PR0, PR3 for instr. 3; Decode instr. 5, 6;

Clock 5

Read regs. PR5, PR16 for instr. 5; Decode instr. 7, 8; Fetch instr. 9, 10;

Decode instr. 9, 10; Fetch instr. 11, 12;

Clock 6

Read regs. PR16, PR18 for instr. 4;

Execute instr. 5 and store result in PR20; Execute instr. 10 (CALL B) including binding VR1 to; VR2 and VR2 to VR8. Retire instr. 3.

Execute instr. 3; store result in PR18. Retire instr. 1, 2.

respectively. Execute instr. 6 (CALL A) including binding VR1 to VR6 and VR2 to VR8. Execute instr. 1, 2 and store results in PR16, PR17

Execute instr. 4 and store result in PR19.

Execute instr 14(Return) including restoring bindings to that for "A". Retire instr. 4, 5, 6. Read regs. PR17, PR19, PR20 for instr. 7, 8;

Decode instr. 13, 14;

Fetch instr. 15, 16;

Clock 8

Decode instr. 11, 12;

Fetch instr. 13, 14;

Clock 7


Clock by Clock Pipeline Description

FIG. 61A

# 60/0/


Execute instr. 7 and 8 and store results in PR21 and PR22 respectively. Execute instr. 16(Return) including restoring bindings to that for the "C".	Execute instr. 9 and 11 and store results in PR4 and PR8 respectively.	Retire instr. 9, 10, 11.	Execute instr. 12, 15 and store results in PR3 and PR6 respectively.	Execute instr. 17, 18 and store results in PR.18 and PR.24 respectively; Retire instr. 12.	Execute instr. 13 and store results in PR23.	Retire instr. 13, 14, 15, 16, 17, 18.
Read regs. PR17, PR20, PR22 for instr. 9 and 11;		Read regs. PR4, PR19, PR22 for instr. 12 and 15;	Read regs. PR0, PR6, PR23 for instr. 17 and 18;	Read regs. PR3, PR8 for instr. 13;		
<u>Clock 9</u> Fetch instr. 17, 18; Decode instr. 15, 16;	Decode instr. 17, 18;					
<u>Clock 9</u> Fetch instr. 17, 18;	Clock 10	<u>Clock 11</u>	Clock 12	Clock 13	Clock 14	Clock 15

Clock by Clock Pipeline Description



INSTR. 1: ADD VR0, VR0, VR4 maps to PR0 + PR0  $\rightarrow$  PR16, PR4  $\rightarrow$  OLD\_DEST\_1

FIG. 62




INSTR. 2: LIM VR8, #22 maps to LIM PR17, #22, PR8  $\rightarrow$  OLD\_DEST\_2

FIG. 63

PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	"VALUE"	VR#	DESCRIPTION
0	0	1	3	0	EXAMPLE INITIALIZATION
1	0	1	5	1	PREVIOUSLY BOUND TO 'BINDING1'
2	0	1	7	2	PREVIOUSLY BOUND TO 'BINDING2'
3	0	1	9	3	EXAMPLE INITIALIZATION
4	0	1	11	1-	WAITING FOR INSTRUCTION 1 TO RETIRE
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	1	15	6	EXAMPLE INITIALIZATION
7	0	1	17	7	EXAMPLE INITIALIZATION
8	0	1	19	-	WAITING FOR INSTRUCTION 2 TO RETIRE
9	0	1	21	9	EXAMPLE INITIALIZATION
10	0	1	23	10	EXAMPLE INITIALIZATION
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	0	-	4	WAITING FOR INSTRUCTION 1 TO EXECUTE
17	0	0	-	8	WAITING FOR INSTRUCTION 2 TO EXECUTE
18	1	-	-	1-	UNALLOCATED
19	1	-	-	-	UNALLOCATED
20	1	-	-	-	UNALLOCATED
21	1	-	-	-	UNALLOCATED
22	1	-	-	-	UNALLOCATED
23	1	-	-	T-	UNALLOCATED
24	1	-	-	7-	UNALLOCATED
ETC.	1	-	-	-	UNALLOCATED

CLOCK 2: DECODE STAGE
INSTRUCTIONS 1 & 2 PHYSICAL REGISTER STATE



INSTR. 3: SUB VR3, VR0, VR3 maps to SUB PR3, PR0, PR18, PR3  $\rightarrow$  OLD\_DEST\_3

FIG. 65





FIG. 66

64/90


PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	1	3	0	EXAMPLE INITIALIZATION
1	0	1	5	1	PREVIOUSLY BOUND TO 'BINDING1'
2	0	1	7	2	PREVIOUSLY BOUND TO 'BINDING2'
3	0	1	9	-	WAITING FOR INSTRUCTION 3 TO RETIRE
4	0	1	11	-	WAITING FOR INSTRUCTION 1 TO RETIRE
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	1	15	6	EXAMPLE INITIALIZATION
7	0	1	17	7	EXAMPLE INITIALIZATION
8	0	1	19	-	WAITING FOR INSTRUCTION 2 TO RETIRE
9	0	1	21	9	EXAMPLE INITIALIZATION
10	0	1	23	10	EXAMPLE INITIALIZATION
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	0	-	4	WAITING FOR INSTRUCTION 1 TO EXECUTE
17	0	0	<del></del>	8	WAITING FOR INSTRUCTION 2 TO EXECUTE
18	1	-	-	-	WAITING FOR 3 TO EXECUTE & RETIRE
19	1	-	1 -	3	WAITING FOR INSTRUCTION 4 TO EXECUTE
20	1	-	<del>  -</del>	1-	UNALLOCATED
21	1	-	-	-	UNALLOCATED
22	1	-	-	-	UNALLOCATED
23	1	-	-	1-	UNALLOCATED
24	1	-	-	1-	UNALLOCATED
ETC.	1	-	-	7-	UNALLOCATED

# CLOCK 3: DECODE STAGE INSTRUCTIONS 3 & 4 PHYSICAL REGISTER STATE



INSTR. 5: MUL VR4, VR5, VR6 maps to MUL PR16, PR5, PR20,  $PR6 \rightarrow OLD\_DEST\_5$ 


FIG. 68



INSTR. 6: CALL A,VR6,VR8 action PUSH PR1, PR2, 1, 1,
BINDING1, BINDING2, PR20, PR7, PR17, PR9, 1, 1, 1, 1, RETURN
ADDRESS; BINDVR6\_PR20, BINDVR8\_PR17, DIRTY BITS
FOR VR6&8 → DIRTY BITS FOR VR1&2,0000 → DIRTY BITS
FOR VR6-9, transfer to A


PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	1	3	0	EXAMPLE INITIALIZATION
1	0	1	5	T	PREVIOUSLY BOUND TO 'BINDING1'
2	0	I	7	-	PREVIOUSLY BOUND TO 'BINDING2'
3	0	1	9		WAITING FOR INSTRUCTION 3 TO RETIRE
4	0	1	11	-	WAITING FOR INSTRUCTION 1 TO RETIRE
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	1	15	-	WAITING FOR 5 TO RETIRE
7	0	1	17	7	REFERENCED ON STACK
8	0	1	19	] -	WAITING FOR INSTRUCTION 2 TO RETIRE
. 9	0	1	21	9	REFERENCED ON STACK
10	0	1	23	10	EXAMPLE INITIALIZATION
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	i	6	4	INSTRUCTION 1 EXECUTED
17	0	1	22	8, 2	INS. 2 EXECUTED, REFERENCED. ON STACK
18	0	0	-	-	WAITING FOR INST. 3 TO EXECUTE & RETIRE
19	0	0	-	3	WAITING FOR INSTRUCTION 4 TO EXECUTE
20	0	0	-	6, 1	WAIT FOR INS. 5 TO EXEC., REF'D. ON STACK
21	1		-	-	UNALLOCATED
22	1	-	-	T -	UNALLOCATED
23	1	-	-	•	UNALLOCATED
24	ı	-	-	•	UNALLOCATED
ETC.	1	-	-	-	UNALLOCATED

### CLOCK 4: DECODE STAGE INSTRUCTIONS 5 & 6 PHYSICAL REGISTER STATE



INSTR. 7: ADD VR1, VR3, VR10 maps to ADD PR20, PR19, PR21,  $PR10 \rightarrow OLD\_DEST\_7$ 

FIG. 71




INSTR. 8: SUB VR2, VR3, VR8 maps to SUB PR17, PR19, PR22  $1 \rightarrow$  DIRTY BIT FOR VR8

FIG. 72

70/90


PHYSICAL REGISTER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
NUMBER 0	0	1	3	0	EXAMPLE INITIALIZATION
1	0	i	5	-	PREVIOUSLY BOUND TO 'BINDINGI'
2	0	i	7	-	PREVIOUSLY BOUND TO 'BINDING2'
3	0	1	9	-	WAITING FOR INSTRUCTION 3 TO RETIRE
4	1	-	-	-	INSTRUCTION 1 RETIRED
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	1	15	-	WAITING FOR 5 TO RETIRE
7	0	1	17	7	REFERENCED ON STACK
8	1	•	-	-	INSTRUCTION 2 RETIRED
9	0	1	21	9	REFERENCED ON STACK
10	0	1	23	-	WAITING FOR INSTRUCTION 7 TO RETIRE
11	0	i	25	111	EXAMPLE INITIALIZATION
12	0	ı	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	6	4	INSTRUCTION I EXECUTED,
17	0	1	22	2	INS. 2 EXECUTED, REFERENCED ON STACK
18	0	1	6	-	INS. 3 EXECUTED WAITING FOR 4 TO RETIRE
19	0	0	-	3	WAITING FOR INSTRUCTION 4 TO EXECUTE
20	0	0		6, 1	WAIT FOR INS. 5 TO EXEC., REF'D. ON STACK
21	0	0	T	10	WAITING FOR INSTRUCTION 7 TO EXECUTE
22	0	0	-	8	WAITING FOR INSTRUCTION 8 TO EXECUTE
23	· 1	-	-	1 -	UNALLOCATED
24	1	-	T -	-	UNALLOCATED
ETC.	1	-	-	-	UNALLOCATED

### CLOCK 5: DECODE STAGE INSTRUCTIONS 7 & 8 PHYSICAL REGISTER STATE



INSTR. 9: MUL VR8, VR1, VR7 maps to MUL PR22, PR20, PR4  $1 \Rightarrow$  DIRTY BIT FOR VR7

FIG. 74




INSTR. 10: CALL B,VR2,VR8 action PUSH PR20, PR17, 1, 1, BINDVR6, BINDVR8, PR20, PR4, PR22, PR9, 0, 1, 1, 0, RETURN ADDRESS; BINDVR2\_PR17, BINDVR8\_PR22, DIRTY BITS FOR VR2&8 → DIRTY BITS FOR VR1&2, 0000 → DIRTY BITS FOR VR6-9, transfer to B

FIG. 75

73/90


PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VACUE	VR#	DESCRIPTION
0	0	1	3	0	EXAMPLE INITIALIZATION
1	0	1	5		PREVIOUSLY BOUND TO 'BINDINGI'
2	0	1	7	-	PREVIOUSLY BOUND TO 'BINDING2'
3	1	-	-	1-	INSTRUCTION 3 RETIRED
4	0	0	-	7	WAIT FOR INS. 9 TO EXEC., REF'D. ON STACK
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	1	15	1-	WAITING FOR 5 TO RETIRE
7	0	1	17	1.	REFERENCE PREVIOUSLY SAVED ON STACK .
8	1	-	_	1-	UNALLOCATED : '
9	0	1	. 21	9	REFERENCE PREVIOUSLY SAVED ON STACK
10	0	1	23	-	WAITING FOR INSTRUCTION 7 TO RETIRE
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	6	4	INSTRUCTION 1 EXECUTED
17	0	1	22	-, 1	INS. 2 EXECUTED, REF'D. ON STACK
18	0	1	6	-	WAITING FOR INSTRUCTION 4 TO RETIRE
19	0 .	0	T -	3	WAITING FOR INSTRUCTION 4 TO EXECUTE
20	0	1	78	6	INS. 5 EXECUTED, REF'D. ON STACK
21	0	0	T	10	WAITING FOR INSTRUCTION 7 TO EXECUTE
22	0	0	-	8, 2	WAIT FOR INS. 8 TO EXEC., REF'D. ON STACK
23	1	_	T -	-	UNALLOCATED
24	1		-	<b>—</b>	UNALLOCATED
ETC.	1	T -	-	-	UNALLOCATED

# CLOCK 6: DECODE STAGE INSTRUCTIONS 9 & 10 PHYSICAL REGISTER STATE



INSTR. 11: ADD VR1, VR2, VR6 maps to ADD PR17, PR22, PR8  $1 \rightarrow$  DIRTY BIT FOR VR6

FIG. 77




INSTR. 12: ADD VR3, VR7, VR7 maps to ADD PR19, PR4, PR3  $1 \rightarrow$  DIRTY BIT FOR VR7

FIG. 78

76/90


PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	1	3	0	EXAMPLE INITIALIZATION
1	0	1	5	-	REF'D. ON STACK
2	0	l	7	-	REF'D. ON STACK
3	0	0	-	7	WAITING FOR INSTRUCTION 12 TO EXECUTE
4	0	0	-	-	WAIT FOR INS. 9 TO EXECUTE, REF. SAVED
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	1	15	-	WAITING FOR 5 TO RETIRE
7	0	1	17	-	REF'D. ON STACK
8	0	0	-	6	WAITING FOR INSTRUCTION 11 TO EXECUTE
9	0	1	21	9	REF'D. ON STACK
10	0	1	23	1.	WAITING FOR INSTRUCTION 7 TO RETIRE
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	6	4	INSTRUCTION 1 EXECUTED
17	0	1	22	-, 1	INS. 2 EXECUTED, REF'D. ON STACK
18	0	1	6	1-	WAITING FOR INSTRUCTION 4 TO RETIRE
19	0	1	12	3	INSTRUCTION 4 EXECUTED
20	0	1	78	-	REF'D. ON STACK
21	0	0	-	10	WAITING FOR INSTRUCTION 7 TO EXECUTE
22	1 0	0	† -	8, 2	WAIT FOR INS. 8 TO EXEC., REF'D. ON STACK
23	1	-	-	<del>-</del>	UNALLOCATED
24	T i	-	-	<b>∀.</b>	UNALLOCATED
ETC.	1	-	-	-	UNALLOCATED .

#### CLOCK 7: DECODE STAGE INSTRUCTIONS 11 & 12 PHYSICAL REGISTER STATE



INSTR. 13: MUL VR6, VR7, VR1 maps to MUL PR8, PR3, PR23 PR17 → OLD\_DEST\_13

**FIG. 80** 



INSTR. 14: RET maps to

POP PR20, PR4, PR22, PR9 → VR6-9, 0110 → VR6 -

PR20 & PR17 → VR1&2, 11 → DIRTY BITS FOR VR1&2, BINDINGS 6 AND 8 → BINDINGS FOR VR1 AND VR2, RETURN FROM SUBR. B; OLD VABR1's PR23 → VR2 & OLD VABR1's DIRTY BIT → VR2's DIRTY BIT, OLD VABR2's PR22 → VR8 & OLD VABR2's DIRTY BIT → VR8's DIRTY BIT, PR3 & PR8 → OLD\_DEST\_14

79/90

PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
MOMPEK	0	1	3	0	EXAMPLE INITIALIZATION
1	0	1	5	1.	REF'D. ON STACK
2	0	i	7	† <del>-</del>	REF'D. ON STACK
3	0	0		<del> </del>	WAIT FOR INS. 12 TO EXEC. & 14 TO RETIRE
4	0	0		7	WAIT FOR INS. 9 EXEC.
5	0	1	13	5	EXAMPLE INITIALIZATION
6	1	-		1.	INSTRUCTION 5 RETIRED, UNALLOCATED
7	0	1	17	-	REF'D. ON STACK
8	0	0	-	-	WAIT FOR INS. 11 TO EXEC. & 14 TO RETIRE
9	0	1	21	9	REF'D. ON STACK
10	0	1	23	-	WAITING FOR INSTRUCTION 7 TO RETIRE
11	0	i	25	111	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	i	29	13	EXAMPLE INITIALIZATION
14	0	ı	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	6	4	INSTRUCTION 1 EXECUTED
17	0	1	22	-	INS. 2 EXEC, WAIT FOR INS. 13 TO RETIRE
18	1		-	-	INSTRUCTION 4 RETIRED, UNALLOCATED
19	0	I	12	3	INSTRUCTION 4 EXECUTED
20	0	1	78	6, 1	VR6 REF. RESTORED, REF'D. ON STACK
21	0	0	-	10	WAITING FOR INSTRUCTION 7 TO EXECUTE
22	0	0	-	8	WAITING FOR INSTRUCTION 8 TO EXECUTE
23	0	0	-	2	WAITING FOR INSTRUCTION 13 TO EXECUTE
24	1	-	-	-	UNALLOCATED
ETC.	1	-	-	1-	UNALLOCATED

CLOCK 8: DECODE STAGE
INSTRUCTIONS 13 & 14 PHYSICAL REGISTER STATE





FIG. 83



INSTR. 16: RET maps to 1111 → VR6-9'S DIRTY BITS,


POP PR20, PR7, PR17, PR9  $\rightarrow$  VR6-9,

PRI & PR2  $\rightarrow$  VRI&2, 11  $\rightarrow$  DIRTY BITS FOR VRI&2, BINDINGS B1 AND B2  $\rightarrow$  BINDINGS FOR VRI AND VR2, RETURN FROM SUBR. A; OLD VABR1's PR6  $\rightarrow$  VR6, OLD VABR2's PR23  $\rightarrow$  VR8, OLD VABR1&2 DIRTY BITS  $\rightarrow$  DIRTY BITS FOR VR6 & 8, PR4 & PR22  $\rightarrow$  OLD\_DEST\_16

82/90


PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	1	3	0	EXAMPLE INITIALIZATION
1	0	1	5	1	PREVIOUSLY BOUND TO 'BINDING1' .
2	0	ì	7	2	PREVIOUSLY BOUND TO 'BINDING2'
3	0	0	-	-	WAIT FOR INS. 12 TO EXEC. & 14 TO RETIRE
4	0	0	-	-	WAIT FOR INS. 9 EXEC., INS. 16 TO RETIRE
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	0	-	6	WAITING FOR INSTRUCTION 15 TO EXECUTE
7	0	1	17	7	VR7 REFERENCE RESTORED FROM STACK
8	0	0	-	-	WAIT FOR INS. 11 TO EXEC. & 14 TO RETIRE
9	0	1	21	9	EXAMPLE INITIALIZATION
10	0	1	23	-	WAITING FOR INSTRUCTION 7 TO RETIRE
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	6	4	INSTRUCTION 1 EXECUTED
17	0	1	22	-	WAITING FOR INS. 13 TO RETIRE
18	1	-	-	-	INSTRUCTION 4 RETIRED, UNALLOCATED
19	0	1	12	3	INSTRUCTION 4 EXECUTED
20	0	1	78	-	WAITING FOR INS. 15 TO RETIRE
21	0	1	90	10	INSTRUCTION 7 EXECUTED
22	0	1	10	<b>-</b>	WAIT FOR INS. 16 TO RETIRE
23	0	0	-	8	WAIT FOR INS. 13 TO EXEC.
24	1	T		-	UNALLOCATED
ETC.	1	-	-		UNALLOCATED

CLOCK 9: DECODE STAGE
INSTRUCTIONS 15 & 16 PHYSICAL REGISTER STATE



PR0 → OLD\_DEST\_17

**FIG. 86** 



INSTR. 18: ADD VR8, VR6, VR6 maps to ADD PR23, PR6, PR24  $PR6 \rightarrow OLD\_DEST\_18$ 

**FIG. 87** 

PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	1	3	•	WAITING FOR INS. 17 TO RETIRE
1	0	1	5	1	PREVIOUSLY BOUND TO 'BINDING1'
2	0	1	7	2	PREVIOUSLY BOUND TO 'BINDING2'
3	0	0 .	-		WAIT FOR INS. 12 TO EXEC. & 14 TO RETIRE
4	0	1	780	-	WAIT FOR INS. 16 TO RETIRE
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	0	-	-	WAIT FOR INS.15 TO EXEC. & 18 TO RETIRE
7	0	1	17	7	VR7 REFERENCE RESTORED FROM STACK
8	0	1	32	-	WAIT FOR INS. 14 TO RETIRE
9	0	1	21	9	EXAMPLE INITIALIZATION
10	1	-	-		INSTRUCTION 7 RETIRED, UNALLOCATED
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
, 14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	6	4	INSTRUCTION 1 EXECUTED
17	0	1	22	8	WAITING FOR INS. 13 TO RETIRE
18	0	0		0	WAIT FOR INSTRUCTION 17 TO EXECUTE
19	0	1	12	3	INSTRUCTION 4 EXECUTED
20	0	1	78	-	WAITING FOR INS. 15 TO RETIRE
21	0	1	90	10	INSTRUCTION 7 EXECUTED
22	0	1	10	J	WAIT FOR INS. 16 TO RETIRE
23	0	0	-	8	WAIT FOR INS. 13 TO EXEC.
24	0	0	-	6	WAIT FOR INSTRUCTION 18 TO EXECUTE
ETC.	1	<b>-</b>	-		UNALLOCATED

# CLOCK 10: DECODE STAGE INSTRUCTIONS 17 & 18 PHYSICAL REGISTER STATE

				·	
PHYSICAL	FREE	VALID	VALUE	VR#	DESCRIPTION
REGISTER		RESULT		1	
NUMBER					<u> </u>
0	0	1	3	-	WAITING FOR INS. 17 TO RETIRE
1	0	1	5	1	PREVIOUSLY BOUND TO 'BINDING!'
2	0	1	7	2	PREVIOUSLY BOUND TO 'BINDING2'
3	0	0		-	WAIT FOR INS. 12 TO EXEC. & 14 TO RETIRE
4	0	1	780	-	WAIT FOR INS. 16 TO RETIRE
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	0	-	-	WAIT FOR INS.15 TO EXEC. & 18 TO RETIRE
7	0	1	17	7	VR7 REFERENCE RESTORED FROM STACK
8	0	1	32	1-	WAIT FOR INS. 14 TO RETIRE
9	0	1	21	9	EXAMPLE INITIALIZATION
10	1	-	-	-	INSTRUCTION 7 RETIRED, UNALLOCATED
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	6	4	INSTRUCTION 1 EXECUTED
17	0	1	22	-	WAITING FOR INS. 13 TO RETIRE
18	0	0	-	0	WAIT FOR INSTRUCTION 17 TO EXECUTE
19	0	1	12	3	INSTRUCTION 4 EXECUTED
20	0	1	78	6	WAITING FOR INS. 15 TO RETIRE
21	0	1	90	10	INSTRUCTION 7 EXECUTED
22	0	1	10	-	WAIT FOR INS. 16 TO RETIRE
23	0	0	-	8	WAIT FOR INS. 13 TO EXEC.
24	0	0	·	6	WAIT FOR INSTRUCTION 18 TO EXECUTE
ETC.	1	-	-		UNALLOCATED

### CLOCK 11: DECODE STAGE NO CHANGE IN PHYSICAL REGISTER STATE

PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
.0	0	1	3	-	WAITING FOR INS. 17 TO RETIRE
1	0	1	5	1	PREVIOUSLY BOUND TO 'BINDING1'
2	0	l	7	2	PREVIOUSLY BOUND TO 'BINDING2'
3	0	1	792	-	WAIT FOR INS. 14 TO RETIRE
4	0	1	780	-	WAIT FOR INS. 16 TO RETIRE
5	0	1	13	5	EXAMPLE INITIALIZATION
6	0	1	790	-	WAIT FOR INS.18 TO RETIRE
7	0	1	17	7	VR7 REFERENCE RESTORED FROM STACK
8	0	1	32	-	WAIT FOR INS. 14 TO RETIRE
9	0	1	21	9	EXAMPLE INITIALIZATION
10	1	-	-	-	UNALLOCATED
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	1	33	15	EXAMPLE INITIALIZATION
16	0	1	6	4	INSTRUCTION 1 EXECUTED
17	0	1	22	-	WAITING FOR INS. 13 TO RETIRE
18	0	0	-	0	WAIT FOR INSTRUCTION 17 TO EXECUTE
19	0	1	12	3	INSTRUCTION 4 EXECUTED
20	0	1	78	-	WAITING FOR INS. 15 TO RETIRE
21	0	1	90	10	INSTRUCTION 7 EXECUTED
22	0	l	10	-	WAIT FOR INS. 16 TO RETIRE
23	0	0	· ·	8	WAIT FOR INS. 13 TO EXEC.
24	0	0	•	6	WAIT FOR INSTRUCTION 18 TO EXECUTE
ETC.	1	-	-	-	UNALLOCATED

CLOCK 12: DECODE STAGE PHYSICAL REGISTER STATE

PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	1	3	-	WAITING FOR INS. 17 TO RETIRE
1	0	1	5	1	PREVIOUSLY BOUND TO 'BINDING1'
2	0	1	7	2	PREVIOUSLY BOUND TO 'BINDING2'
3	0	1	792	·	WAIT FOR INS. 14 TO RETIRE
4	0	1	780	-	WAIT FOR INS. 16 TO RETIRE
5	1 0	1	13	5	EXAMPLE INITIALIZATION
6	1 0	1	790	1.	WAIT FOR INS.18 TO RETIRE
7	1 0	1	17	7	VR7 REFERENCE RESTORED FROM STACK
8	0	1	32	-	WAIT FOR INS. 14 TO RETIRE
9	0	1	21	9	EXAMPLE INITIALIZATION
10	1 i	-	-	-	UNALLOCATED
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	0	I	33	15	EXAMPLE INITIALIZATION
16	0	1	6	4	INSTRUCTION 1 EXECUTED
17	0	1	22	-	WAITING FOR INS. 13 TO RETIRE
18	0	1	25347	0	INSTRUCTION 17 EXECUTED
19	0	1	12	3	INSTRUCTION 4 EXECUTED
20	0	1	78	-	WAITING FOR INS. 15 TO RETIRE
21	0	1	90	10	INSTRUCTION 7 EXECUTED
22	0	1	10	T-	WAIT FOR INS. 16 TO RETIRE
23	1.0	0	-	8	WAIT FOR INS. 13 TO EXEC.
24	0	1	26134	6	INSTRUCTION 18 EXECUTED
ETC.	1		-	-	UNALLOCATED

CLOCK 13: DECODE STAGE PHYSICAL REGISTER STATE



PHYSICAL REGISTER NUMBER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
0	0	1	3	-	WAITING FOR INS. 17 TO RETIRE
1	0	1	5	1	PREVIOUSLY BOUND TO 'BINDINGI'
2	0	1	7	2	PREVIOUSLY BOUND TO 'BINDING2'
3	0	1	792	-	WAIT FOR INS. 14 TO RETIRE
4	0	i	780	-	WAIT FOR INS. 16 TO RETIRE
5	0	i	13	5	EXAMPLE INITIALIZATION
6	1 0	<del>- i</del>	790	1-	WAIT FOR INS.18 TO RETIRE
7	1 0	<del>                                     </del>	17	7	VR7 REFERENCE RESTORED FROM STACK
8	0	1 1	32	† <del>-</del>	WAIT FOR INS. 14 TO RETIRE
9	0	i	21	9	EXAMPLE INITIALIZATION
10	1		-	1.	UNALLOCATED
11	1 0	1	25	111	EXAMPLE INITIALIZATION
12	0	<del>i</del>	27	12	EXAMPLE INITIALIZATION
13	1 0	1	29	13	EXAMPLE INITIALIZATION
14	1 0	<del>                                     </del>	31	14	EXAMPLE INITIALIZATION
15	0	1 1	33	15	EXAMPLE INITIALIZATION
16	1 0	1	6	4	INSTRUCTION 1 EXECUTED
17	1 0	1	22	-	WAITING FOR INS. 13 TO RETIRE
18	1 0	1	25347	0	INSTRUCTION 17 EXECUTED
19	1 0	1	12	3	INSTRUCTION 4 EXECUTED
20	1 0	1	78	<b>─</b>	WAITING FOR INS. 15 TO RETIRE
21	1 0	1 1	90	10	INSTRUCTION 7 EXECUTED
22	1 0	<del>                                     </del>	10	1-	WAIT FOR INS. 16 TO RETIRE
23	<del>  0</del>	1 1	25344	8	INSTRUCTION 13 EXECUTED
24	1 0	1	26134	6	INSTRUCTION 18 EXECUTED
ETC.	1	<del>                                     </del>	1 -		UNALLOCATED

CLOCK 14: DECODE STAGE PHYSICAL REGISTER STATE

PHYSICAL REGISTER	FREE	VALID RESULT	VALUE	VR#	DESCRIPTION
NUMBER					INS. 17 RETIRED, UNALLOCATED
0	1			ļ:	PREVIOUSLY BOUND TO 'BINDING1'
1	0	1	5	1	PREVIOUSLY BOUND TO 'P'INDING2'
2	0	1	7	2	INSTRUCTION 14 RETIRED, UNALLOCATED
3	1	<u> </u>	-	-	INSTRUCTION 14 RETIRED, UNALL OCATED
4	1	-	-	<u> </u>	INSTRUCTION 16 RETIRED, UNALLOCATED
5	0	1	13	5	EXAMPLE INITIALIZATION
6	1	-	·	<u>  -                                   </u>	INSTRUCTION 18 RETIRED, UNALLOCATED
7	0	1	17	7	VR7 REFERENCE RESTORED FROM STACK
8	1	-	_		INSTRUCTION, 14 RETIRED, UNALLOCATED
9	0	1	21	9	EXAMPLE INITIALIZATION
10	+	-	-	T	INSTRUCTION 7 RETIRED, UNALLOCATED
11	0	1	25	11	EXAMPLE INITIALIZATION
12	0	1	27	12	EXAMPLE INITIALIZATION
13	0	1	29	13	EXAMPLE INITIALIZATION
14	0	1	31	14	EXAMPLE INITIALIZATION
15	1 0	1 1	33	15	EXAMPLE INITIALIZATION
16	0	<del>                                     </del>	6	4	INSTRUCTION 1 EXECUTED
17	1 1			1-	INS. 13 RETIRED, UNALLOCATED
18	1 0	1	25347	0	INSTRUCTION 17 EXECUTED
19	<del>  0</del>	<del>                                     </del>	12	3	INSTRUCTION 4 EXECUTED
20	1 1	+-:-	<del>                                     </del>	1.	INS. 15 RETIRED, UNALLOCATED
21	1 6	1	90	10	INSTRUCTION 7 EXECUTED
22	1 1	<del>+:</del> -	<del>                                     </del>	1-	INSTRUCTION 16 RETIRED, UNALLOCATED
	0	<del></del>	25344	. 8	INSTRUCTION 13 EXECUTED
23	1 0	<del>- </del>	26134	6	INSTRUCTION 18 EXECUTED
ETC.	+ +	<del></del>	- 20154	1-	UNALLOCATED

CLOCK 15: DECODE STAGE PHYSICAL REGISTER STATE